gy/2

Applicant(s)

Notice of Allowability	09/927,139	GUPTA ET AL.	
	Examiner	Art Unit	
	Chuong D Ngo	2124	
The MAILING DATE of this communication appe All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in or other appropriate community. This application is s	i this application. If not incluinication will be mailed in du	uded ue course. <b>THIS</b>
1. This communication is responsive to papers filed on 07/23/	<u>/2004</u> .		
2. The allowed claim(s) is/are <u>1,2,4-11 and 13-19</u> .			
3. The drawings filed on 10 August 2001 are accepted by the	Examiner.		
<ul> <li>4.  ☐ Acknowledgment is made of a claim for foreign priority una) ☐ All b) ☐ Some* c) ☐ None of the:  1.  ☐ Certified copies of the priority documents have 2.  ☐ Certified copies of the priority documents have 3.  ☐ Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)).  * Certified copies not received:  Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.</li> <li>5. ☐ A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give (a) ☐ including changes required by the Notice of Draftspers 1) ☐ hereto or 2) ☐ to Paper No./Mail Date  (b) ☐ including changes required by the attached Examiner's Paper No./Mail Date  Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in the company of the proper of the priority documents have a company to the priority d</li></ul>	e been received.  been received in Application cuments have been received of this communication to file IENT of this application.  itted. Note the attached EXA as reason(s) why the oath or set be submitted.  son's Patent Drawing Review.  s Amendment / Comment or 1.84(c)) should be written on the header according to 37 CF sit of BIOLOGICAL MATE	on No  In this national stage application this national stage application the reply complying with the standard stage application.  AMINER'S AMENDMENT or declaration is deficient.  In the Office action of the drawings in the front (not the first 1.121(d).  ERIAL must be submitted.	requirements  r NOTICE OF
Attachment(s)  1. Notice of References Cited (PTO-892)  2. Notice of Draftperson's Patent Drawing Review (PTO-948)  3. Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date  4. Examiner's Comment Regarding Requirement for Deposit of Biological Material	6. ☐ Interview So Paper No./ 7. ⊠ Examiner's	formal Patent Application (Formal Patent Application (Formary (PTO-413), /Mail Date Amendment/Comment  Statement of Reasons for Action of Primary Examine Art Unit: 2124	Allowance

Application No.

Art Unit: 2124

## **EXAMINER'S AMENDMENT**

1. An examiner's amendment to the record that appears below is merely to move the added limitation "a result adder responsive to the partial remainder and the accumulated quotient or result to generate a quotient mantissa or square-root result mantissa" to the end of claim 1, and between lines 44 and 45 of claim 11. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Page 2

Art Unit: 2124

## Claim 1 has been replaced by

-- 1. An iterative mantissa calculator for a floating point divide and square root processor that selectively calculates a divide result mantissa based on a divisor mantissa and dividend mantissa or a square-root result mantissa based on an operand mantissa, the calculator comprising:

a plurality of summing devices, each of the summing devices being arranged to generate a partial remainder during a divide operation and at least one of the summing devices being arranged to generate a partial remainder during a square-root operation;

a selector coupled to each summing device, each selector being arranged to select a quotient bit during a divide operation, and at least one of the selectors being arranged to select a result bit during a square-root operation;

a first of the summing devices being responsive during a first iteration to a partial remainder generated during a prior iteration and to an accumulated quotient generated by a second selector to generate a first partial remainder for a divide operation, a first selector being responsive to the first partial remainder to generate a quotient bit and accumulate a first quotient, a second of the summing devices being responsive during a second iteration to the first partial remainder generated during a prior iteration and to the accumulated first quotient to generate a second partial remainder for a divide operation and the second selector being responsive to the second partial remainder and the accumulated first quotient to accumulate a second quotient, and

Art Unit: 2124

the first of the summing devices being responsive to a partial remainder generated by the second summing device during a prior iteration and to an result accumulated during the prior iteration to generate a sum, the second of the summing devices being responsive to the sum and to a shifted accumulated result to generate a partial remainder and the second selector being responsive to the partial remainder to generate a result bit and accumulate a result; and

a result adder responsive to the partial remainder and the accumulated quotient or result to generate a quotient mantissa or square-root result mantissa.--

Claim 11 has been replaced by

--ll. A computer processor for calculating a floating point quotient based on a divisor mantissa, a dividend mantissa, a divisor exponent and a dividend exponent, and for calculating a square root result based on an operand mantissa and an operand exponent, the processor comprising:

an iterative mantissa calculator that selectively calculates a divide result mantissa or a square-root result mantissa, the calculator having:

a plurality of summing devices, each of the summing devices being arranged to generate a partial remainder during a divide operation and at least one of the summing devices being arranged to generate a partial remainder during a square-root operation;

a selector coupled to each summing device, each selector being arranged to select a quotient bit during a divide operation, and at least one of the selectors being arranged to select a quotient bit during a divide operation, and at least one of the selectors being arranged to select a result bit during a square-root operation;

Art Unit: 2124

a first of the summing devices being responsive during a first iteration to a partial remainder generated during a prior iteration and to an accumulated quotient generated by a second selector to generate a first partial remainder for a divide operation, a first selector being responsive to the first partial remainder to generate a quotient bit and accumulate a first quotient, a second of the summing devices being responsive during a second iteration to the first partial remainder generated during a prior iteration and to the accumulated first quotient to generate a second partial remainder for a divide operation and the second selector being responsive to the second partial remainder and the accumulated first quotient to accumulate a second quotient, and

the first of the summing devices being responsive to a partial remainder generated by the second summing device during a prior iteration and to an result accumulated during the prior iteration to generate a sum, the second of the summing devices being responsive to the sum and to a shifted accumulated result to generate partial remainder and the second selector being responsive to the partial remainder to generate a result bit and accumulate a result; and

a result adder responsive to the partial remainder and accumulated quotient or result to generate a quotient mantissa or square-root result mantissa; and an exponent calculator responsive to the divisor and dividend exponents to calculate a divide exponent and being responsive to the operand exponent to calculate the square-root exponent.—

Art Unit: 2124

2. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuong D Ngo whose telephone number is (703) 305-9764. The examiner can normally be reached on Tuesday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kakali Chaki can be reached on (703) 309-9662. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chuong D Ngo
Primary Examiner
Art Unit 2124

Veryo

09/03/2004